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Abstract - Qualities of oxynitrides prepared by 
annealing 02- and N2O-grown oxides in NO 
ambient are investigated. Harder oxide/Si 
interface, less charge trapping and higher 
charge-to-breakdown characteristics are 
observed in NO-annealed N20-grown 
(N20NO) oxynitride than NO-annealed 02- 
grown (02NO) oxynitride. The involved 
mechanism lies in higher interfacial nitrogen 
concentration and total nitrogen content in 
N20NO oxynitride than 0 2 N 0  oxynitride for 
the same anneal temperature and time. 
I. INTRODUCTION 
Currently, for satisfying the needs of scaled 
MOSFET's, high-quality thin gate dielectric is 
desired, because the properties of conventional 
Si02 films are not acceptable for these very 
small-sized transistors [ 1-31, As an alternative 
gate dielectric, oxynitrides have drawn 
considerable attention due to their superior 
performance and reliability properties over 
conventional S O 2  [4-81. However, N H 3 -  
nitrided oxides suffer from hydrogen-related 
electron trapping problems [5-61 and N20- 
based oxides require a much larger thermal 
budget for sufficient nitrogen incorporation [9- 
101. To avoid these disadvantages of N H 3  and 
N20, nitric oxide (NO) is proposed as a 
dielectric-growtWanneal ambient to obtain high 
quality ultrathin dielectric films [ 8, 1 1 - 161. 
Furthermore, NO-annealed process (an initial 
oxide grown in pure oxygen and then annealed 
in NO ambient) is preferred to prepare 
oxynitride with desired thickness in a 
reasonable growth time, considering the self- 
limiting nature of the growth process in NO 
ambient. Recently, our studies show that if the 
initial oxide is grown in N20 instead of 0 2  and 
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then annealed in NO ambient, much better 
dielectric film can be obtained. 
II. EXPERIMENTAL 
The MOS capacitors used in this study 
were fabricated on p-type (100) silicon wafers 
with a resistivity of 6-8 Cl-cm by a self-aligned 
n+ polysilicon gate process. The +initial gate 
oxide was grown to the same thickness in a 
conventional horizontal hrnace in either dry 0 2  
or pure N20 ambient at 950 "C. Then, they 
were annealed in pure NO ambient at 950 "C 
for 30 min (denoted as 0 2 N 0  for O2 growth 
and N20NO for N2O growth, respectively). 
Control samples with same film thickness were 
thermally grown also at 950 "C in dry 0 2  
(denoted as OX). All gate oxides finally 
received an in situ N2 anneal at 950 "C for 20 
min. Final oxide thickness (measured by C-V) 
was about 120 fi .  Fowler-Nordheim constant- 
current stress with electron injection from the 
gate (negative gate bias) was used to evaluate 
the qualities of these gate dielectrics. In this 
case, the oxide/Si interface is the collecting 
electrode and the site of heaviest damage. The 
area of the capacitors were cm2. All 
measurements were carried out under light-tight 
and electrically shielded condition 
ID. RESULTS AND DISCUSSIONS 
Electron and hole trapping characteristics of 
oxide bulk are examined by monitoring the 
change in gate voltage (AV,) to maintain a 
contant current density of 1 mA/cm2 from the 
substrate and gate injections. For both 
injections, as shown in Figs. 1 (a) and (b), initial 
hole trapping is followed by electron trapping. 
For substrate injection, the N20NO sample 
exhibits the highest hole trapping and lowest 
electron trapping, followed by the 0 2 N 0  and 
OX samples. For gate injection, the two NO- 
nitrided samples suffer from much lower initial 
hole trapping than the OX sample, with the 
N20NO sample the lowest. On the other hand, 
electron trapping of the three samples looks 
almost identical. These results are very similar 
to that in [17], which studied the effect of 
interfacial nitrogen concentration Nint on 
electroil and hole trappings. Hence, it is 
reasonable to conclude that the N20NO 
oxynitride has a higher Nint than the 0 2 N 0  
sample, indicating that double nitridation with 
N20 growth followed by NO anneal is effective 
in obtaining higher Nint due to additional 
incorporation of nitrogen during N2O oxidation. 
The good oxidation resistance of N20-grown 
oxide gives rise to very small thickness increase 
after NO annealing. 
Hardness of the oxide/Si interface is 
evaluated by the increase of mid-gap interface- 
state density (ADih) after a constant-current 
stress of -10 mA/cm2 for different times. As 
shown clearly in Fig. 2, the two nitrided 
samples exhibit greatly suppressed creation of 
oxide/Si interface states compared to the OX 
sample due to interfacial nitrogen 
incorporation, with the N20NO sample having 
better interface properties than the 0 2 N 0  
sample. This should be attributed to higher Nint 
in the N20NO oxynitride, since more nitrogen 
incorporation near the oxide/Si interface gives 
more strong Si-N and N-0 bonds and 
consequently a much harder interface. 
Fig. 3 is the corresponding flat-band 
voltage shift AV% under the same stress 
conditions as those used in Fig. 2. Like ADltn,, 
the N20NO sample is most resistant to Vh 
shift. A negative shift in Vh indicates hole 
trapping which is likely due to generated donor- 
like interface states [ 181 and bulk trapping near 
the oxide/Si interface. So, it can be believed 
that creation of hole traps athear the oxide/Si 
inierface is more effectively suppressed for the 
N20NO oxynitride than the 0 2 N 0  oxynitride 
based on the same reasons as for ADib, 
although the N20NO sample has more initial 
hole trapping for substrate injection, as shown 
in Fig. l(a). 
Presented in Fig. 4 is the measured 
charge-to-breakdown (QBD) of the oxides under 
a constant-current stress of - 100 mA/cm2. 
Improved QBD in oxynitrides relative to thermal 
oxide is observed, with the N20NO oxynitride 
as the best once again. From [19], higher trap 
generation in oxide and especially at the 
interface leads to lower Q B D .  So, different 
charge-to-breakdown characteristics of the 
three gate dielectrics should result from their 
different oxide and oxide/Si interface 
hardnesses, as described above. Also, hole 
trapping seems not to directly affect QBD of 
oxynitrides, and this finding also agrees with the 
results in [17]. Therefore, it can be proposed 
that the larger amount of N in oxynitride near 
the interface is effective in considerably 
suppressing charge trapping and interface 
weakening. 
IV. SUMMARY 
Effects of NO-annealing on the qualities of 
02- and N20-grown oxides were investigated. 
It has been demonstrated that NO-annealed 
N20-grown oxynitride has better properties 
than NO-annealed 02-grown oxynitride: harder 
oxide/Si interface, less charge trapping and 
higher charge-to-breakdown. These are 
associated with higher interfacial nitrogen 
concentration and total nitrogen content in the 
former. Higher nitrogen concentration is also 
beneficial to resist dopant penetration through 
the gate oxide, especially in p' poly-gate p- 
MOSFET' s of dual-gate CMOS technologies. 
Therefore, NO-annealed N20-grown process 
could provide a highly reliable gate dielectric 
for MOS devices. 
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Fig. 1 Change in gate voltage of MOS capacitors under a constant-current stress of 1 mA/cm2. (a) substrate injection 
and (b) gate injection. 
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Fig. 2 Increase in midgap interface state density Fig. 3 Flat-band voltage shift of MOS capacitors with 
(ADim) of MOS capacitors with different gate injected charge under the same stress conditions as 
dielectrics under a constant-current stress of -10 those in Fig. 2. 
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Fig. 4 Charge-to-breakdown (QsD) of the three gate dielectrics measured under a constant-current stress of - 100 
mA/cm2. 
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